NOTE:
THIS CAN BE SYSTEM IMPLEMENTATION SPECIFIC, HOWEVER, CUSTOMERS ARE ENCOURAGED TO USE A SINGLE SYSTEM LEVEL POWERGOOD TO THE TM5800 CPU AND SOUTHBRIDGE

THE PWRGOOD OUTPUT OF THE CORE VOLTAGE REGULATOR IS USED TO ENABLE THE I/O VOLTAGES TO THE CPU *AND* CONTROL THE VOLTAGE SUPERVISOR

WHEN ENABLE_VIO/MANUAL_RST# IS HIGH, THE CORE VOLTAGE IS AT LEVEL.

ENABLE_VIO IS THEN USED WITH THE VOLTAGE SEQUENCING CIRCUITRY TO ENABLE THE I/O VOLTAGES TO THE PROCESSOR.

MANUAL_RST# IS THEN USED TO CONTROL THE VOLTAGE SUPERVISOR.

THIS IS THE CPU CORE VOLTAGE REGULATOR

THIS SUPERVISOR MONITORS THE I/O VOLTAGES TO THE PROCESSOR

THIS IS THE RST# OUTPUT OF THE SUPERVISOR AND IS THE PWRGOOD NET USED IN THE REFERENCE SCHEMATICS



THIS CIRCUIT ENSURES THAT THE CORE VOLTAGE IS AT LEVEL PRIOR TO ENABLING THE I/O VOLTAGES TO THE CPU

Copyright (C) 1995-2001 Transmeta Corporation. All rights reserved.
This document contains confidential and proprietary information of Transmeta Corporation. It is not to be disclosed or used except in accordance with applicable agreements. This copyright notice does not evidence any actual or intended publication of such document.

TRANSMETA Corporation
3940 Freedom Circle
Santa Clara, CA. 95054
(408) 919-3000

Project: TM5800 Design Guide
Title: Block Diagram Of Powergood
Document Number: DOCUMENT# Revision: A
Size: Custom | Date: Tuesday, November 20, 2001 | Author: Basil | Page 1 of 1